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Abstract
A small-signal equivalent circuit for graphene field-effect transistors is proposed considering the explicit contribution of effects
at the metal-graphene interfaces by means of contact resistances. A methodology to separate the contact resistances from extrinsic
parameters, obtained by a de-embedding process, and intrinsic parameters of the circuit is considered. The experimental high-
frequency performance of two different GFET technologies is properly described by the proposed small-signal circuit. The correct
detachment of contact resistances from the internal transistor enables to study their impact on the intrinsic cutoff frequency of
the devices under study.
Index Terms
GFET, small-signal circuit, contact resistance, high-frequency.
I. INTRODUCTION
Small-signal characterization of graphene field-effect transistors (GFETs) has enabled the demonstration and immediate
parametric assessment at high-frequency (HF) of this emerging technology [1]-[8]. One of the key device parameters to be
considered in GFETs is the contact resistance Rc related to bias-dependent potential barriers at the metal-graphene (MG)
interfaces and additional interface layers [9]-[12], i.e., Rc is the series combination of a bias-dependent resistance and a bias-
independent resistance. The separation of these effects is not trivial [11]. In general, values of Rc can be obtained either by
test structure characterization [1], [2], [7], by analytical models [6], by S-parameters measurements [3], [4], [8], by I-V-based
extraction methods [12] or by a fitting process [5]. Regardless of the method to obtain it, in small-signal equivalent circuits
(ECs) of GFETs, the extracted Rc has been usually either considered in the extrinsic part of the model only [1], [3], [5]
or included in the intrinsic circuit [2], [4], [7]. It must be noticed that standard de-embedding procedures with test dummy
patterns can not subtract the total effect of Rc from the intrinsic device. Hence, either intrinsic or extrinsic circuit elements
compensate the impact of Rc by overestimating or underestimating other parameters, respectively, depending on where Rc has
been considered in the small-signal model.
The contribution from the source contact resistance Rsc and drain contact resistance Rdc has been generally embraced by
Rc in a symmetrical manner, i.e., Rsc = Rdc = Rc/2 [1], [4], [6]. This symmetrical distribution of effects is a good initial
approximation but the real conditions can differ since the potential barrier at each MG interface, represented by Rsc/dc, can
vary depending on the operating bias point.
In contrast to other approaches where RC is lumped either in the extrinsic [1], [3], [5] or intrinsic [2], [4], [7] part of the
EC, in this work a straightforward method considering asymmetric contact resistances in the EC separated from the intrinsic
and extrinsic networks has been presented. The proposed approach has been validated with experimental data from two GFET
technologies.
II. EQUIVALENT CIRCUIT AND PARAMETER EXTRACTION
The small-signal EC considered in this work is shown in Fig. 1. Non-negligible device contact resistances have been
considered in this EC. This approach has been useful as well for small-signal EC describing the HF performance of other
emerging transistors [13] and it has been followed for the first time in GFETs here. The intrinsic elements are between the
gi, si and di nodes. Source and drain contact resistances including the contribution of a potential barrier at the MG interfaces
are between si and sx nodes and di and dx nodes, respectively. Extrinsic parasitic elements are between gx, sx and dx and
the acces points of the device G, S and D, respectively. Conventional de-embedding techniques do not eliminate the impact
of contact resistances on the intrinsic parameters. This effect should be removed in order to obtain an accurate description of
the intrinsic device.
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Fig. 1. Small-signal equivalent circuit of a graphene FET considering the effect of contact resistances associated to the MG interfaces. The intrinsic transistor
is within the dashed box
The parasitic effects of the metallic access lines and pads are represented by the gate/source/drain parasitic inductance
Lga/sa/da, the gate/source/drain parasitic resistance Rga/sa/da and the gate-to-source/gate-to-drain/drain-to-source parasitic
capacitances Cgspx/gdpx/dspx. The intrinsic transistor consists of the gate-to-source/gate-to-drain/drain-to-source capacitances
Cgs/gd/ds, the intrinsic output resistance 1/gds and the voltage-controlled current defined by the intrinsic transconductance
gm and the intrinsic gate-to-source voltage Vgs. In the context of graphene devices in general, the contact resistances Rsc/dc
embrace both external and internal device phenomena [9]-[12] and their impact on the intrinsic device performance can not be
separated by standard de-embedding procedures. The extraction of the small-signal parameters used here has been introduced
elsewhere [13] for a different low-dimensional transistor technology. This methodology is applied in this work to two GFET
technologies and it is summarized as follows.
Extrinsic outer-parasitic capacitances (Cgsp1/gdp1/dsp1) can be obtained from the admittance matrix Yopen associated to the
HF characterization of an open dummy structure using the same architecture and materials as the active device. Similarly,
the extrinsic parasitic inductances (Lga/sa/da) and parasitic resistances (Rga/sa/da) are calculated from the HF impedance
matrix Zshort of short dummy structures. The HF characterization of a pad dummy structure yields an admittance matrix Ypad
from which the inner-parasitic capacitances (Cgsp2/gdp2/dsp2) are obtained. The de-embedded admittance matrix Ydem of the
device1, including the impact of Rc, is related to the raw extrinsic admittance matrix Yraw by using Yopen, Zshort and Ypad in
a three-step parasitic de-embedding method [13], [14].
In order to characterize correctly the intrinsic GFET, the contribution of the contact resistances should be removed from
Ydem since their impact has not been eliminated by the de-embedding methodology: the dummy structures do not include the
potential barriers at the MG interfaces. This non-trivial approach is performed here, under the condition of linear matrices,
by following the matrix algebra explained in [13] after identifying the corresponding blocks and connection topologies of
the intrinsic transistor and contact resistances as shown in Fig. 2. This procedure is summarized as follows: the impedance
matrix of the intrinsic device including only the contribution of the drain contact resistance Zi,Rdc , obtained by removing the
impedance matrix of Rsc from Zdem, has been transformed into its ABCDi,Rdc representation in order to obtain the intrinsic
device matrix by multiplying it by the inverse ABCD-matrix of the remaining contact resistance, i.e., ABCD−1Rdc . The intrinsic
ABCD-matrix is then transformed into the intrinsic admittance matrix Yi.
intrinsic
transistorgigx
si
sx
di dx
[Yi]
[ZRsc]
[ABCDRdc]
[Zi,Rdc] = [Zdem]− [ZRsc],
[Zi,Rdc]→ [ABCDi,Rdc],
[ABCDi] = [ABCDi,Rdc][ABCDRdc]
−1,
[ABCDi]→ [Yi].
Fig. 2. Schematic representation of the separation of the intrinsic transistor and source and drain contact resistances using the methodology described in [13].
The intrinsic admittance matrix, obtained after the removal of Rc from Ydem, enables the reliable calculation of each intrinsic
element of the EC. An initial value for Rsc/dc, required for this procedure, can be set by considering a symmetrical disposal
of Rc, the value of which can obtained by one of the methods listed in Section I. The asymmetric condition of Rc is achieved
by an additional optimization step involving a correct description of experimental S-parameters.
1Ydem represents the admittance parameters of a device without the contribution of elements outside the nodes gx, dx and sx in the EC, i.e., without
parasitic outer/inner capacitances, inductances and access resistances. Ydem here is equivalent to YINT in [14] if Rc = 0.
Two different top-gate bilayer graphene FETs fabricated on SiC substrates with gate lengths of 60 nm [3] and 80 nm [7] and
gate widths wgs of 2× 8 µm and 2× 15 µm, respectively, have been characterized using the small-signal model proposed here.
Fabrication details of each device can be found in [15] for the shortest device [3] and in [16] for the largest one [7]. Table I
lists the parameter values of the EC in Fig. 1 extracted here for each device as well as values reported in the corresponding
references where different topologies and effects than the ones included here have been considered, e.g., the contribution of
the MG-interface related effects have not been included explicitly in the ECs associated to [3] and [7] (see discussion below).
TABLE I
REFERENCE AND EXTRACTED VALUES OF THE SMALL-SIGNAL EQUIVALENT CIRCUIT SHOWN IN FIG. 1 FOR TWO GFET TECHNOLOGIES.
60 nm-long device [3]
VGS = 1.5 V,
VDS = −0.5 V
80 nm-long device [7]
VGS = 1 V,
VDS = 1.5 V
parameter ref. [3] this work ref. [7] this work
intrinsic part
gm(mS) 20 20.3 -3.8 -10.7
gds(mS) 70 71.1 31 87.4
Cgd(fF) 4 3.9 4.4 5.9
Cgs(fF) 13 3.9 9.7 5.9
Cds(fF) 20 20.7 – 21.4
contact resistances
Rsc(Ω) 5 3.2 – 5.5
Rdc(Ω) 7 4.5 – 16
extrinsic part
Cgdp1(fF) 3 3 0.7 0.7
Cgdp2(fF) – 1.8 – 0.5
Cgsp1(fF) 6 6 8.2 8.2
Cgsp2(fF) – 7.9 – 1.7
Cdsp1(fF) 12 12 7.8 7.8
Cdsp2(fF) – 0 – 0
Lga(pH) 33 33 60 60
Lsa(pH) 9 9 0 0
Lda(pH) 30 30 40 40
Rga(Ω) 2 2 – 57
Rsa(Ω) – 1.8 – 0
Rda(Ω) – 2.6 – 0
The reference Rc value of the 60 nm-long device [3], obtained via cold-FET measurements [8], has not been used here since
it does not embrace the impact of lateral fields on the potential barrier at MG interfaces [18]. Instead, Rc has been extracted
here for this device [3] considering the impact of both lateral and vertical fields, VDS and VGS, on the potential barrier with
an I-V-based extraction method presented elsewhere (see Eq. (1) in [12]). This method [12] yields a contact resistivity Rc ·wg
of 123 Ω · µm for such device [3]. The approach adopted in this work implies lower Rsc and Rdc than in the reference EC
as well as the incorporation of acces parasitic resistances. On the other hand, for the 80 nm-long device, the reference Rc
value, obtained with the transfer length method (TLM), has not been explicitly included in the EC presented in [7] and hence,
the impact of the MG interface effects on the device has been embraced by other internal parameters. In contrast, such Rc
value, obtained with TLM and corresponding to a Rc ·wg of 645 Ω · µm, has been used here in the proposed EC. The explicit
incorporation of Rc and its non-symmetrical distribution in our approach yields different values of some of the extracted
small-signal elements in comparison to the reported ones in both reference works.
Intrinsic parameters of the EC in Fig. 1 have been calculated from Yi-parameters (see Eqs. (5)-(9) in [13]) by using the Rc
separation method (cf. Fig. 2) towards a correct description of the experimental de-embedded S-parameters by the intrinsic
device and considering asymmetric contact resistances2. Available values of extrinsic parameters reported in the corresponding
work (obtained by a de-embedding process discussed in Section II) have been used here while the remaining extrinsic parameter
values have been obtained with a computer-aided least-square error-function [17] optimization towards a correct description of
experimental raw S-parameters.
III. VALIDATION WITH EXPERIMENTAL RESULTS
The small-signal equivalent model proposed here using the EC in Fig. 1 and the extracted values reported in Table I for both
devices under study [3], [7] describes well the experimental S-parameters of each GFET as shown in Fig. 3. Similar results
have been obtained for other GFET [8] (not shown here) using the proposed methodology.
The experimental extrinsic transit frequency ft,e and extrinsic maximum oscillation frequency fmax,e reported in the
corresponding references have been also described with the model proposed here as demonstrated in Fig. 4 where the small
signal current gain h21 and the unilateral power gain U versus frequency have been shown for each device. The small-signal
circuit proposed in [3], yielding a ft,e and fmax,e of ∼72 GHz and ∼110 GHz, respectively, is not capable to reproduce the
corresponding experimental figures of merit (FoM) of 70 GHz and 120 GHz, respectively. In contrast, the approach considered
here, including a more precise extraction and distribution of Rc, and hence a more accurate description of extrinsic and intrinsic
networks, is a more efficient and reliable method to obtain an accurate HF modeling of such device as shown in Figs. 4(a),(c).
2The starting values to obtain this asymmetric disposal of Rc are the ones obtained with an I-V-based extraction method for [3] and with TLM for [7] as
discussed above
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Fig. 3. S-parameters versus frequency of (a) a 60 nm-long GFET [3] (VGS = 1.5 V, VDS = −0.5 V) and (b) a 80 nm-long GFET [7] (VGS = 1 V,
VDS = 1.5 V). Markers are experimental data and lines represent results obtained with the small-signal model proposed here.
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Fig. 4. Experimental and simulated h21 and U versus frequency for the (a), (c) 60 nm-long device [3] (VGS = 1.5 V, VDS = −0.5 V) and (b), (d)
80 nm-long device [7] GFETs (VGS = 1 V, VDS = 1.5 V). Markers are experimental data and lines represent modeling results obtained here.
Intrinsic FoM can be useful to indicate the HF material capabilities and performance projections for optimized technologies.
In contrast to other studies where the impact of Rc is included indirectly in the intrinsic elements, the decomposition of the
potential barrier related effects and of the internal transistor phenomena performed here (cf. Fig. 2) enables the evaluation
of the intrinsic cutoff frequency ft,i with and without including the contribution of the contact resistances as shown in Figs.
4(a),(b). For the devices studied here, the lower the Rc, the larger the difference between these ft,is. E.g., the intrinsic results
without the Rc contribution show a superior intrinsic HF performance of the bilayer graphene in [3] over the graphene in [7]
with the same number of layers which can be related to the different fabrication processes.
IV. CONCLUSION
A small-signal equivalent circuit for GFETs with contact resistances embracing the effect of material layers and the bias-
dependent potential barriers associated to MG interfaces has been presented here. An extraction methodology enables to separate
the contact resistance effects from the intrinsic transistor and from the bias-independent de-embedded extrinsic elements. In
contrast to other works, this approach enables a more exact quantification of intrinsic and extrinsic parts of the equivalent circuit.
The proposed model has been verified with experimental S-parameters and HF FoM of two different GFET technologies.
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